projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d2ef1b8) | patch
tcg: Introduce INDEX_op_qemu_st8_i32
authorRichard Henderson <richard.henderson@linaro.org>
Wed, 9 Dec 2020 19:58:39 +0000 (13:58 -0600)
committerRichard Henderson <richard.henderson@linaro.org>
Thu, 7 Jan 2021 15:09:06 +0000 (05:09 -1000)
commit07ce0b05300de5bc8f1932a4cfbe38f3323e5ab1
treea22f2b213b2cb96c8e0e30c69bca9edb00b678bctree | snapshot
parentd2ef1b83a7a2047e0e36d7b62b3a5d151ab958f5commit | diff
tcg: Introduce INDEX_op_qemu_st8_i32

Enable this on i386 to restrict the set of input registers
for an 8-bit store, as required by the architecture.  This
removes the last use of scratch registers for user-only mode.

Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
15 files changed:
include/tcg/tcg-opc.h diff | blob | history
tcg/README diff | blob | history
tcg/aarch64/tcg-target.h diff | blob | history
tcg/arm/tcg-target.h diff | blob | history
tcg/i386/tcg-target.c.inc diff | blob | history
tcg/i386/tcg-target.h diff | blob | history
tcg/mips/tcg-target.h diff | blob | history
tcg/optimize.c diff | blob | history
tcg/ppc/tcg-target.h diff | blob | history
tcg/riscv/tcg-target.h diff | blob | history
tcg/s390/tcg-target.h diff | blob | history
tcg/sparc/tcg-target.h diff | blob | history
tcg/tcg-op.c diff | blob | history
tcg/tcg.c diff | blob | history
tcg/tci/tcg-target.h diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.