clk: samsung: exynosautov9: add fsys0 clock support
authorChanho Park <chanho61.park@samsung.com>
Fri, 29 Jul 2022 00:30:23 +0000 (09:30 +0900)
committerKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Tue, 23 Aug 2022 06:21:35 +0000 (09:21 +0300)
commit3477b3c3a9fbb6422874c7f24a35249e1773c687
treeb569da36e6e5d19817c5937ac2e34e76747fbc82
parent67d98943408bce835185688cb75ebbb45b91e572
clk: samsung: exynosautov9: add fsys0 clock support

CMU_FSYS0 block provides clocks for PCIe Gen3 1 x 4Lanes and 2 x 2
Lanes.

Signed-off-by: Chanho Park <chanho61.park@samsung.com>
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/ae84d4a0487a5299076bfeef5732579f5207acf9.1659054220.git.chanho61.park@samsung.com
drivers/clk/samsung/clk-exynosautov9.c