projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 394cfa3) | patch
target-openrisc: Speed up move instruction
authorSebastian Macke <sebastian@macke.de>
Tue, 22 Oct 2013 00:12:37 +0000 (02:12 +0200)
committerJia Liu <proljc@gmail.com>
Wed, 20 Nov 2013 13:40:07 +0000 (21:40 +0800)
commit352367e8bb53bd4e16abaecbcb9fc0bcadf5881b
tree72023dae654c9d8d74fca9022c35edeb91ce4a22tree | snapshot
parent394cfa39ba24dd838ace1308ae24961243947fb8commit | diff
target-openrisc: Speed up move instruction

The OpenRISC architecture does not have its own move register
instruction. Instead it uses either "l.addi rd, r0, x" or
"l.ori rd, rs, 0" or "l.or rd, rx, r0"

The l.ori instruction is automatically optimized but not the l.addi instruction.
This patch optimizes for this special case.

Signed-off-by: Sebastian Macke <sebastian@macke.de>
Reviewed-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Jia Liu <proljc@gmail.com>
target-openrisc/translate.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.