projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e7b5dfd) | patch
riscv: Generalize CPU init routine for the gcsu CPU
authorBin Meng <bin.meng@windriver.com>
Thu, 11 Jun 2020 01:08:47 +0000 (18:08 -0700)
committerAlistair Francis <alistair.francis@wdc.com>
Fri, 19 Jun 2020 15:24:07 +0000 (08:24 -0700)
commit4c56793f59b9a1513868e11fd87c5d6e4a5e8edd
tree4e1266d25fe334d331ec4a234e3f7f884273d852tree | snapshot
parente7b5dfd34f296db56aa5de31d1cf64dbe82674a3commit | diff
riscv: Generalize CPU init routine for the gcsu CPU

There is no need to have two functions that have almost the same
codes for 32-bit and 64-bit gcsu CPUs.

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <1591837729-27486-2-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
target/riscv/cpu.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.