drm/i915/pvc: Read correct RP_STATE_CAP register
authorMatt Roper <matthew.d.roper@intel.com>
Thu, 5 May 2022 21:38:04 +0000 (14:38 -0700)
committerMatt Roper <matthew.d.roper@intel.com>
Tue, 10 May 2022 22:30:29 +0000 (15:30 -0700)
commit4de23dca7ec8dfb191ea80fbfe3f008d4ed52346
treee0ab8d85dad6f0327c5567c0366b8f31bef5016c
parent9d67edba730c4663eb7d87771123c3fb86ba606d
drm/i915/pvc: Read correct RP_STATE_CAP register

The SoC registers, including RP_STATE_CAP, have moved to a new location
in GTTMMADR on Ponte Vecchio.  We need to update the register offset
accordingly.

Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20220505213812.3979301-5-matthew.d.roper@intel.com
drivers/gpu/drm/i915/gt/intel_rps.c
drivers/gpu/drm/i915/i915_reg.h