projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e8b1144) | patch
target/ppc: Remove RMOR register from POWER9 & POWER10
authorDavid Gibson <david@gibson.dropbear.id.au>
Mon, 6 Jan 2020 02:14:16 +0000 (13:14 +1100)
committerDavid Gibson <david@gibson.dropbear.id.au>
Mon, 16 Mar 2020 22:41:15 +0000 (09:41 +1100)
commit5167100975e7888de397456adc1678f65a3dbd59
tree9528fc0b5000e6f13d7e6f509f14dc69b10f3e79tree | snapshot
parente8b1144e73544ea6e42f8948d61f6c23312a78c5commit | diff
target/ppc: Remove RMOR register from POWER9 & POWER10

Currently we create the Real Mode Offset Register (RMOR) on all Book3S cpus
from POWER7 onwards.  However the translation mode which the RMOR controls
is no longer supported in POWER9, and so the register has been removed from
the architecture.

Remove it from our model on POWER9 and POWER10.

Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Reviewed-by: Greg Kurz <groug@kaod.org>
target/ppc/translate_init.inc.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.