projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 54a581c) | patch
hw/riscv: Expand the is 32-bit check to support more CPUs
authorAlistair Francis <alistair.francis@wdc.com>
Wed, 16 Dec 2020 18:22:26 +0000 (10:22 -0800)
committerAlistair Francis <alistair.francis@wdc.com>
Fri, 18 Dec 2020 05:56:43 +0000 (21:56 -0800)
commit617448a46b60c353fae0c645a024b628c1f9f700
tree9a9ba6c916e9e59a6448f94c880902e373cb2f6dtree | snapshot
parent54a581c22831098e53552d7e33024dc9f4193d7fcommit | diff
hw/riscv: Expand the is 32-bit check to support more CPUs

Currently the riscv_is_32_bit() function only supports the generic rv32
CPUs. Extend the function to support the SiFive and LowRISC CPUs as
well.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
Acked-by: Palmer Dabbelt <palmerdabbelt@google.com>
Message-id: 9a13764115ba78688ba61b56526c6de65fc3ef42.1608142916.git.alistair.francis@wdc.com
hw/riscv/boot.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.