projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f678f67) | patch
target-tricore: add opd trap generation
authorBastian Koppelmann <kbastian@mail.uni-paderborn.de>
Fri, 19 Feb 2016 13:43:46 +0000 (14:43 +0100)
committerBastian Koppelmann <kbastian@mail.uni-paderborn.de>
Thu, 25 Feb 2016 11:54:50 +0000 (12:54 +0100)
commit828066c78a02a98bc395d125002b2d7a888285bb
tree202b2a9afd99d652b0349d71feabf815f7921b0ctree | snapshot
parentf678f671ba654d4610f0e43d175c8c1b2fad10dfcommit | diff
target-tricore: add opd trap generation

If an instruction uses a 64 bit register which consists of an even-odd pair
of 32 bit registers and if the register specifier in the instruction is
odd an opd trap is raised.

Reviewed-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Message-Id: <1455889426-1923-5-git-send-email-kbastian@mail.uni-paderborn.de>
target-tricore/translate.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.