projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2f93d8b) | patch
hw/misc: Add a model of Versal's PMC SLCR
authorFrancisco Iglesias <francisco.iglesias@xilinx.com>
Fri, 21 Jan 2022 16:11:32 +0000 (16:11 +0000)
committerPeter Maydell <peter.maydell@linaro.org>
Fri, 28 Jan 2022 14:29:46 +0000 (14:29 +0000)
commit8c1c0a1b72f1d9138c2a219064072a4462d4cc8e
tree8b0c772685a4cbb65dc3efb631520a4f6e97f864tree | snapshot
parent2f93d8b04a1bcc8e0a576e35ae13c96af42634dbcommit | diff
hw/misc: Add a model of Versal's PMC SLCR

Add a model of Versal's PMC SLCR (system-level control registers).

Signed-off-by: Francisco Iglesias <francisco.iglesias@xilinx.com>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Luc Michel <luc@lmichel.fr>
Message-id: 20220121161141.14389-2-francisco.iglesias@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
hw/misc/meson.build diff | blob | history
hw/misc/xlnx-versal-pmc-iou-slcr.c [new file with mode: 0644] blob
include/hw/misc/xlnx-versal-pmc-iou-slcr.h [new file with mode: 0644] blob
Unnamed repository; edit this file 'description' to name the repository.