projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8124f81) | patch
target/riscv: debug: Implement debug related TCGCPUOps
authorBin Meng <bin.meng@windriver.com>
Thu, 21 Apr 2022 00:33:19 +0000 (08:33 +0800)
committerAlistair Francis <alistair.francis@wdc.com>
Fri, 22 Apr 2022 00:35:16 +0000 (10:35 +1000)
commitb5f6379d134bd201d52380c73ff73565e6a4321e
tree7b9fc7afdc11e813c97ea7652af5831a1eca0809tree | snapshot
parent8124f819d0be0f4953878d07f16edd96e574ab1dcommit | diff
target/riscv: debug: Implement debug related TCGCPUOps

Implement .debug_excp_handler, .debug_check_{breakpoint, watchpoint}
TCGCPUOps and hook them into riscv_tcg_ops.

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220421003324.1134983-2-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
target/riscv/cpu.c diff | blob | history
target/riscv/debug.c diff | blob | history
target/riscv/debug.h diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.