projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ea6eaa0) | patch
hw/intc: Rename sifive_clint sources to riscv_aclint sources
authorAnup Patel <anup.patel@wdc.com>
Tue, 31 Aug 2021 11:06:00 +0000 (16:36 +0530)
committerAlistair Francis <alistair.francis@wdc.com>
Mon, 20 Sep 2021 21:56:49 +0000 (07:56 +1000)
commitcc63a18282d8e8cd96d8bf26c29cad2e879ff9f6
treefb80c03d14f5c335e4c65e28bad7781be9cd2ccbtree | snapshot
parentea6eaa0604d2ad66636f968842fe9ff315b065c8commit | diff
hw/intc: Rename sifive_clint sources to riscv_aclint sources

We will be upgrading SiFive CLINT implementation into RISC-V ACLINT
implementation so let's first rename the sources.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Message-id: 20210831110603.338681-2-anup.patel@wdc.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
13 files changed:
hw/intc/Kconfig diff | blob | history
hw/intc/meson.build diff | blob | history
hw/intc/riscv_aclint.c [new file with mode: 0644] blob
hw/intc/sifive_clint.c [deleted file] blob | history
hw/riscv/Kconfig diff | blob | history
hw/riscv/microchip_pfsoc.c diff | blob | history
hw/riscv/shakti_c.c diff | blob | history
hw/riscv/sifive_e.c diff | blob | history
hw/riscv/sifive_u.c diff | blob | history
hw/riscv/spike.c diff | blob | history
hw/riscv/virt.c diff | blob | history
include/hw/intc/riscv_aclint.h [new file with mode: 0644] blob
include/hw/intc/sifive_clint.h [deleted file] blob | history
Unnamed repository; edit this file 'description' to name the repository.