projects / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 328fc13) | patch
agp/intel: fix cache control for sandybridge
authorZhenyu Wang <zhenyuw@linux.intel.com>
Tue, 2 Nov 2010 09:30:46 +0000 (17:30 +0800)
committerChris Wilson <chris@chris-wilson.co.uk>
Tue, 2 Nov 2010 10:05:46 +0000 (10:05 +0000)
commitd110852513148a7ec44fad4e036455aeb816d713
tree5c72fa12fa653804a4d13658a641a713d6849acdtree | snapshot
parent328fc1325f144027f4a8269b11e9f8dcf1edcb97commit | diff
agp/intel: fix cache control for sandybridge

This is broken from 97ef1bdd0bc75bce7b2058e9c432b6c277dcf4d3.
Let's set the correct bit for LLC+MLC and LLC only.

Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
drivers/char/agp/intel-gtt.c diff | blob | history
ep93xx device tree rework repo: git://git.maquefel.me/linux.git