projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d2ea2bf) | patch
PPC: Properly emulate L1CSR0 and L1CSR1
authorAlexander Graf <agraf@suse.de>
Sun, 19 Jan 2014 16:49:11 +0000 (17:49 +0100)
committerAlexander Graf <agraf@suse.de>
Mon, 16 Jun 2014 11:24:35 +0000 (13:24 +0200)
commitea71258da4b8141d8a808d94518a0964c0f92810
tree253b6f10663b08f0846bd40a08821501a15495ddtree | snapshot
parentd2ea2bf740c515de41f45e4d6f36683db3458881commit | diff
PPC: Properly emulate L1CSR0 and L1CSR1

There are 2 L1 cache control registers - one for data (L1CSR0) and
one for instructions (L1CSR1).

Emulate both of them well enough to give the guest the illusion that
it could actually do anything about its caches.

Signed-off-by: Alexander Graf <agraf@suse.de>
target-ppc/cpu.h diff | blob | history
target-ppc/translate_init.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.