projects
/
linux.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
37f68a2
)
tools/power/turbostat: Add MSR_CORE_C1_RES support for spr_features
author
Zhang Rui
<rui.zhang@intel.com>
Thu, 19 Oct 2023 03:04:33 +0000
(11:04 +0800)
committer
Zhang Rui
<rui.zhang@intel.com>
Tue, 24 Oct 2023 05:38:09 +0000
(13:38 +0800)
Add MSR_CORE_C1_RES support for spr_features because both Sapphirerapids
and Emeraldrapids support this MSR.
Signed-off-by: Zhang Rui <rui.zhang@intel.com>
tools/power/x86/turbostat/turbostat.c
patch
|
blob
|
history
diff --git
a/tools/power/x86/turbostat/turbostat.c
b/tools/power/x86/turbostat/turbostat.c
index fea63d9d8e02d24ee384032f5fdad67e5d6dc7d5..bbeeec02bf5bd6cad4cc58f7fa7fa7f6d15c1803 100644
(file)
--- a/
tools/power/x86/turbostat/turbostat.c
+++ b/
tools/power/x86/turbostat/turbostat.c
@@
-667,6
+667,7
@@
static const struct platform_features spr_features = {
.bclk_freq = BCLK_100MHZ,
.supported_cstates = CC1 | CC6 | PC2 | PC6,
.cst_limit = CST_LIMIT_SKX,
+ .has_msr_core_c1_res = 1,
.has_irtl_msrs = 1,
.has_cst_prewake_bit = 1,
.trl_msrs = TRL_BASE | TRL_CORECOUNT,