MIPS: Loongson64: DeviceTree for LS7A PCH

Add DeviceTree files for Classic Loongson64 Quad Core + LS7A boards and
Generic Loongson64 Quad Core + LS7A boards.

Signed-off-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Tested-by: Tiezhu Yang <yangtiezhu@loongson.cn>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>

diff --git a/arch/mips/boot/dts/loongson/Makefile b/arch/mips/boot/dts/loongson/Makefile
index aa5069a05da95a3de204b2284cec6bd541479251..ae1c8bf27f4b5d2f8e57d46c79b657cef9230572 100644 (file)
--- a/arch/mips/boot/dts/loongson/Makefile
+++ b/arch/mips/boot/dts/loongson/Makefile
@@ -1,4 +1,7 @@
 # SPDX_License_Identifier: GPL_2.0
-dtb-$(CONFIG_MACH_LOONGSON64)  += loongson64c_4core_rs780e.dtb loongson64c_8core_rs780e.dtb
+dtb-$(CONFIG_MACH_LOONGSON64)  += loongson64c_4core_ls7a.dtb
+dtb-$(CONFIG_MACH_LOONGSON64)  += loongson64c_4core_rs780e.dtb
+dtb-$(CONFIG_MACH_LOONGSON64)  += loongson64c_8core_rs780e.dtb
+dtb-$(CONFIG_MACH_LOONGSON64)  += loongson64g_4core_ls7a.dtb
 
 obj-$(CONFIG_BUILTIN_DTB)      += $(addsuffix .o, $(dtb-y))

diff --git a/arch/mips/boot/dts/loongson/loongson64c_4core_ls7a.dts b/arch/mips/boot/dts/loongson/loongson64c_4core_ls7a.dts
new file mode 100644 (file)
index 0000000..c7ea4f1
--- /dev/null
+++ b/arch/mips/boot/dts/loongson/loongson64c_4core_ls7a.dts
@@ -0,0 +1,37 @@
+// SPDX-License-Identifier: GPL-2.0
+
+/dts-v1/;
+
+#include "loongson64c-package.dtsi"
+#include "ls7a-pch.dtsi"
+
+/ {
+       compatible = "loongson,loongson64c-4core-ls7a";
+};
+
+&package0 {
+       htvec: interrupt-controller@efdfb000080 {
+               compatible = "loongson,htvec-1.0";
+               reg = <0xefd 0xfb000080 0x40>;
+               interrupt-controller;
+               #interrupt-cells = <1>;
+
+               interrupt-parent = <&liointc>;
+               interrupts = <24 IRQ_TYPE_LEVEL_HIGH>,
+                            <25 IRQ_TYPE_LEVEL_HIGH>,
+                            <26 IRQ_TYPE_LEVEL_HIGH>,
+                            <27 IRQ_TYPE_LEVEL_HIGH>;
+       };
+};
+
+&pch {
+       msi: msi-controller@2ff00000 {
+               compatible = "loongson,pch-msi-1.0";
+               reg = <0 0x2ff00000 0 0x8>;
+               interrupt-controller;
+               msi-controller;
+               loongson,msi-base-vec = <64>;
+               loongson,msi-num-vecs = <64>;
+               interrupt-parent = <&htvec>;
+       };
+};

diff --git a/arch/mips/boot/dts/loongson/loongson64g-package.dtsi b/arch/mips/boot/dts/loongson/loongson64g-package.dtsi
new file mode 100644 (file)
index 0000000..38abc57
--- /dev/null
+++ b/arch/mips/boot/dts/loongson/loongson64g-package.dtsi
@@ -0,0 +1,61 @@
+// SPDX-License-Identifier: GPL-2.0
+
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/ {
+       #address-cells = <2>;
+       #size-cells = <2>;
+
+       cpuintc: interrupt-controller {
+               #address-cells = <0>;
+               #interrupt-cells = <1>;
+               interrupt-controller;
+               compatible = "mti,cpu-interrupt-controller";
+       };
+
+       package0: bus@1fe00000 {
+               compatible = "simple-bus";
+               #address-cells = <2>;
+               #size-cells = <1>;
+               ranges = <0 0x1fe00000 0 0x1fe00000 0x100000
+                       0 0x3ff00000 0 0x3ff00000 0x100000
+                       0xefd 0xfb000000 0xefd 0xfb000000 0x10000000>;
+
+               liointc: interrupt-controller@3ff01400 {
+                       compatible = "loongson,liointc-1.0";
+                       reg = <0 0x3ff01400 0x64>;
+
+                       interrupt-controller;
+                       #interrupt-cells = <2>;
+
+                       interrupt-parent = <&cpuintc>;
+                       interrupts = <2>, <3>;
+                       interrupt-names = "int0", "int1";
+
+                       loongson,parent_int_map = <0x00ffffff>, /* int0 */
+                                               <0xff000000>, /* int1 */
+                                               <0x00000000>, /* int2 */
+                                               <0x00000000>; /* int3 */
+
+               };
+
+               cpu_uart0: serial@1fe001e0 {
+                       compatible = "ns16550a";
+                       reg = <0 0x1fe00100 0x10>;
+                       clock-frequency = <100000000>;
+                       interrupt-parent = <&liointc>;
+                       interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
+                       no-loopback-test;
+               };
+
+               cpu_uart1: serial@1fe001e8 {
+                       status = "disabled";
+                       compatible = "ns16550a";
+                       reg = <0 0x1fe00110 0x10>;
+                       clock-frequency = <100000000>;
+                       interrupts = <15 IRQ_TYPE_LEVEL_HIGH>;
+                       interrupt-parent = <&liointc>;
+                       no-loopback-test;
+               };
+       };
+};

diff --git a/arch/mips/boot/dts/loongson/loongson64g_4core_ls7a.dts b/arch/mips/boot/dts/loongson/loongson64g_4core_ls7a.dts
new file mode 100644 (file)
index 0000000..bdc911e
--- /dev/null
+++ b/arch/mips/boot/dts/loongson/loongson64g_4core_ls7a.dts
@@ -0,0 +1,37 @@
+// SPDX-License-Identifier: GPL-2.0
+
+/dts-v1/;
+
+#include "loongson64g-package.dtsi"
+#include "ls7a-pch.dtsi"
+
+/ {
+       compatible = "loongson,loongson64g-4core-ls7a";
+};
+
+&package0 {
+       htvec: interrupt-controller@efdfb000080 {
+               compatible = "loongson,htvec-1.0";
+               reg = <0xefd 0xfb000080 0x40>;
+               interrupt-controller;
+               #interrupt-cells = <1>;
+
+               interrupt-parent = <&liointc>;
+               interrupts = <24 IRQ_TYPE_LEVEL_HIGH>,
+                            <25 IRQ_TYPE_LEVEL_HIGH>,
+                            <26 IRQ_TYPE_LEVEL_HIGH>,
+                            <27 IRQ_TYPE_LEVEL_HIGH>;
+       };
+};
+
+&pch {
+       msi: msi-controller@2ff00000 {
+               compatible = "loongson,pch-msi-1.0";
+               reg = <0 0x2ff00000 0 0x8>;
+               interrupt-controller;
+               msi-controller;
+               loongson,msi-base-vec = <64>;
+               loongson,msi-num-vecs = <128>;
+               interrupt-parent = <&htvec>;
+       };
+};

diff --git a/arch/mips/boot/dts/loongson/ls7a-pch.dtsi b/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
new file mode 100644 (file)
index 0000000..1c286bb
--- /dev/null
+++ b/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
@@ -0,0 +1,371 @@
+// SPDX-License-Identifier: GPL-2.0
+
+/ {
+       pch: bus@10000000 {
+               compatible = "simple-bus";
+               #address-cells = <2>;
+               #size-cells = <2>;
+               ranges = <0 0x10000000 0 0x10000000 0 0x10000000 /* PIO & CONF & APB */
+                               0 0x20000000 0 0x20000000 0 0x10000000
+                               0 0x40000000 0 0x40000000 0 0x40000000 /* PCI MEM */
+                               0xe00 0x00000000 0xe00 0x00000000 0x100 0x0000000>;
+
+               pic: interrupt-controller@10000000 {
+                       compatible = "loongson,pch-pic-1.0";
+                       reg = <0 0x10000000 0 0x400>;
+                       interrupt-controller;
+                       interrupt-parent = <&htvec>;
+                       loongson,pic-base-vec = <0>;
+                       #interrupt-cells = <2>;
+               };
+
+               pci@1a000000 {
+                       compatible = "loongson,ls7a-pci";
+                       device_type = "pci";
+                       #address-cells = <3>;
+                       #size-cells = <2>;
+                       #interrupt-cells = <2>;
+                       msi-parent = <&msi>;
+
+                       reg = <0 0x1a000000 0 0x02000000>,
+                               <0xefe 0x00000000 0 0x20000000>;
+
+                       ranges = <0x01000000 0x0 0x00020000 0x0 0x18020000 0x0 0x00020000>,
+                                <0x02000000 0x0 0x40000000 0x0 0x40000000 0x0 0x40000000>;
+
+                       ohci@4,0 {
+                               compatible = "pci0014,7a24.0",
+                                                  "pci0014,7a24",
+                                                  "pciclass0c0310",
+                                                  "pciclass0c03";
+
+                               reg = <0x2000 0x0 0x0 0x0 0x0>;
+                               interrupts = <49 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       ehci@4,1 {
+                               compatible = "pci0014,7a14.0",
+                                                  "pci0014,7a14",
+                                                  "pciclass0c0320",
+                                                  "pciclass0c03";
+
+                               reg = <0x2100 0x0 0x0 0x0 0x0>;
+                               interrupts = <48 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       ohci@5,0 {
+                               compatible = "pci0014,7a24.0",
+                                                  "pci0014,7a24",
+                                                  "pciclass0c0310",
+                                                  "pciclass0c03";
+
+                               reg = <0x2800 0x0 0x0 0x0 0x0>;
+                               interrupts = <51 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       ehci@5,1 {
+                               compatible = "pci0014,7a14.0",
+                                                  "pci0014,7a14",
+                                                  "pciclass0c0320",
+                                                  "pciclass0c03";
+
+                               reg = <0x2900 0x0 0x0 0x0 0x0>;
+                               interrupts = <50 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       sata@8,0 {
+                               compatible = "pci0014,7a08.0",
+                                                  "pci0014,7a08",
+                                                  "pciclass010601",
+                                                  "pciclass0106";
+
+                               reg = <0x4000 0x0 0x0 0x0 0x0>;
+                               interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       sata@8,1 {
+                               compatible = "pci0014,7a08.0",
+                                                  "pci0014,7a08",
+                                                  "pciclass010601",
+                                                  "pciclass0106";
+
+                               reg = <0x4100 0x0 0x0 0x0 0x0>;
+                               interrupts = <17 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       sata@8,2 {
+                               compatible = "pci0014,7a08.0",
+                                                  "pci0014,7a08",
+                                                  "pciclass010601",
+                                                  "pciclass0106";
+
+                               reg = <0x4200 0x0 0x0 0x0 0x0>;
+                               interrupts = <18 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       gpu@6,0 {
+                               compatible = "pci0014,7a15.0",
+                                                  "pci0014,7a15",
+                                                  "pciclass030200",
+                                                  "pciclass0302";
+
+                               reg = <0x3000 0x0 0x0 0x0 0x0>;
+                               interrupts = <29 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       dc@6,1 {
+                               compatible = "pci0014,7a06.0",
+                                                  "pci0014,7a06",
+                                                  "pciclass030000",
+                                                  "pciclass0300";
+
+                               reg = <0x3100 0x0 0x0 0x0 0x0>;
+                               interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       hda@7,0 {
+                               compatible = "pci0014,7a07.0",
+                                                  "pci0014,7a07",
+                                                  "pciclass040300",
+                                                  "pciclass0403";
+
+                               reg = <0x3800 0x0 0x0 0x0 0x0>;
+                               interrupts = <58 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+                       };
+
+                       gmac@3,0 {
+                               compatible = "pci0014,7a03.0",
+                                                  "pci0014,7a03",
+                                                  "pciclass020000",
+                                                  "pciclass0200";
+
+                               reg = <0x1800 0x0 0x0 0x0 0x0>;
+                               interrupts = <12 IRQ_TYPE_LEVEL_HIGH>,
+                                            <13 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-names = "macirq", "eth_lpi";
+                               interrupt-parent = <&pic>;
+                               phy-mode = "rgmii";
+                               mdio {
+                                       #address-cells = <1>;
+                                       #size-cells = <0>;
+                                       compatible = "snps,dwmac-mdio";
+                                       phy0: ethernet-phy@0 {
+                                               reg = <0>;
+                                       };
+                               };
+                       };
+
+                       gmac@3,1 {
+                               compatible = "pci0014,7a03.0",
+                                                  "pci0014,7a03",
+                                                  "pciclass020000",
+                                                  "pciclass0200";
+
+                               reg = <0x1900 0x0 0x0 0x0 0x0>;
+                               interrupts = <14 IRQ_TYPE_LEVEL_HIGH>,
+                                            <15 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-names = "macirq", "eth_lpi";
+                               interrupt-parent = <&pic>;
+                               phy-mode = "rgmii";
+                               mdio {
+                                       #address-cells = <1>;
+                                       #size-cells = <0>;
+                                       compatible = "snps,dwmac-mdio";
+                                       phy1: ethernet-phy@1 {
+                                               reg = <0>;
+                                       };
+                               };
+                       };
+
+                       pci_bridge@9,0 {
+                               compatible = "pci0014,7a19.1",
+                                                  "pci0014,7a19",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x4800 0x0 0x0 0x0 0x0>;
+                               interrupts = <32 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 32 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@a,0 {
+                               compatible = "pci0014,7a09.1",
+                                                  "pci0014,7a09",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x5000 0x0 0x0 0x0 0x0>;
+                               interrupts = <33 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 33 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@b,0 {
+                               compatible = "pci0014,7a09.1",
+                                                  "pci0014,7a09",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x5800 0x0 0x0 0x0 0x0>;
+                               interrupts = <34 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 34 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@c,0 {
+                               compatible = "pci0014,7a09.1",
+                                                  "pci0014,7a09",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x6000 0x0 0x0 0x0 0x0>;
+                               interrupts = <35 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 35 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@d,0 {
+                               compatible = "pci0014,7a19.1",
+                                                  "pci0014,7a19",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x6800 0x0 0x0 0x0 0x0>;
+                               interrupts = <36 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 36 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@e,0 {
+                               compatible = "pci0014,7a09.1",
+                                                  "pci0014,7a09",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x7000 0x0 0x0 0x0 0x0>;
+                               interrupts = <37 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 37 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@f,0 {
+                               compatible = "pci0014,7a29.1",
+                                                  "pci0014,7a29",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x7800 0x0 0x0 0x0 0x0>;
+                               interrupts = <40 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 40 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@10,0 {
+                               compatible = "pci0014,7a19.1",
+                                                  "pci0014,7a19",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x8000 0x0 0x0 0x0 0x0>;
+                               interrupts = <41 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 41 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@11,0 {
+                               compatible = "pci0014,7a29.1",
+                                                  "pci0014,7a29",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x8800 0x0 0x0 0x0 0x0>;
+                               interrupts = <42 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 42 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@12,0 {
+                               compatible = "pci0014,7a19.1",
+                                                  "pci0014,7a19",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x9000 0x0 0x0 0x0 0x0>;
+                               interrupts = <43 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 43 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@13,0 {
+                               compatible = "pci0014,7a29.1",
+                                                  "pci0014,7a29",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0x9800 0x0 0x0 0x0 0x0>;
+                               interrupts = <38 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 38 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+
+                       pci_bridge@14,0 {
+                               compatible = "pci0014,7a19.1",
+                                                  "pci0014,7a19",
+                                                  "pciclass060400",
+                                                  "pciclass0604";
+
+                               reg = <0xa000 0x0 0x0 0x0 0x0>;
+                               interrupts = <39 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&pic>;
+
+                               #interrupt-cells = <1>;
+                               interrupt-map-mask = <0 0 0 0>;
+                               interrupt-map = <0 0 0 0 &pic 39 IRQ_TYPE_LEVEL_HIGH>;
+                       };
+               };
+       };
+};

diff --git a/arch/mips/include/asm/mach-loongson64/builtin_dtbs.h b/arch/mips/include/asm/mach-loongson64/builtin_dtbs.h
index 930c8a1c1e21bc2c5fde803142df638f2e224c86..6d2f141e57294d1cf9583c398d02a422d19f176e 100644 (file)
--- a/arch/mips/include/asm/mach-loongson64/builtin_dtbs.h
+++ b/arch/mips/include/asm/mach-loongson64/builtin_dtbs.h
@@ -8,6 +8,8 @@
 #ifndef __ASM_MACH_LOONGSON64_BUILTIN_DTBS_H_
 #define __ASM_MACH_LOONGSON64_BUILTIN_DTBS_H_
 
+extern u32 __dtb_loongson64c_4core_ls7a_begin[];
 extern u32 __dtb_loongson64c_4core_rs780e_begin[];
 extern u32 __dtb_loongson64c_8core_rs780e_begin[];
+extern u32 __dtb_loongson64g_4core_ls7a_begin[];
 #endif