drm/msm/dpu: drop enum dpu_mdp and MDP_TOP value
authorDmitry Baryshkov <dmitry.baryshkov@linaro.org>
Tue, 4 Jul 2023 02:21:22 +0000 (05:21 +0300)
committerDmitry Baryshkov <dmitry.baryshkov@linaro.org>
Tue, 11 Jul 2023 15:20:52 +0000 (18:20 +0300)
Since there is always just a single MDP_TOP instance, drop the enum
dpu_mdp and corresponding index value.

Reviewed-by: Marijn Suijten <marijn.suijten@somainline.org>
Tested-by: Marijn Suijten <marijn.suijten@somainline.org>
Reviewed-by: Abhinav Kumar <quic_abhinavk@quicinc.com>
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Patchwork: https://patchwork.freedesktop.org/patch/545357/
Link: https://lore.kernel.org/r/20230704022136.130522-6-dmitry.baryshkov@linaro.org
18 files changed:
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h

index e0d2ee48d7336192fd925ef9cbbc62742e671e4c..30565b245b296c83c3ce823aa10008735456e111 100644 (file)
@@ -27,7 +27,7 @@ static const struct dpu_ubwc_cfg msm8998_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg msm8998_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x458,
        .features = BIT(DPU_MDP_VSYNC_SEL),
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 3dab2b9888f7b6b95631a92abcc8cc11e799dd17..2cfaf6560fd84c3d4f4a58a15128c8b097797652 100644 (file)
@@ -27,7 +27,7 @@ static const struct dpu_ubwc_cfg sdm845_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sdm845_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x45c,
        .features = BIT(DPU_MDP_AUDIO_SELECT) | BIT(DPU_MDP_VSYNC_SEL),
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index ef611f273be275a750475511ae284a43cbc9f90c..675fc41d22a479541f2d3ca7e456910a30bf9a49 100644 (file)
@@ -27,7 +27,7 @@ static const struct dpu_ubwc_cfg sm8150_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm8150_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x45c,
        .features = BIT(DPU_MDP_AUDIO_SELECT),
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index c52ea510ef6d79340505e409bf8b36bcd32ed1dd..9c161e58c5b15cfb2a2703d4f1518e04767732c2 100644 (file)
@@ -27,7 +27,7 @@ static const struct dpu_ubwc_cfg sc8180x_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sc8180x_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x45c,
        .features = BIT(DPU_MDP_AUDIO_SELECT),
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 7b4b3e0abca8dc459ebb745b2a1c37b2220e7597..262823f78b6e9ddec291ac01d94a2c28e2e4dbfe 100644 (file)
@@ -26,7 +26,7 @@ static const struct dpu_ubwc_cfg sm8250_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm8250_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = 0,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 0c59c8879aaf7396d1d1c27f5f09020d9cb8f35a..5761774fab818b82ba017bbd7b2e42a60db8b7a6 100644 (file)
@@ -23,7 +23,7 @@ static const struct dpu_ubwc_cfg sc7180_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sc7180_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = 0,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 917981add93a015a8a348a6a58acc0d27dfb727f..d8ba015a7d9be3c12cde040140cabb4f792bfea2 100644 (file)
@@ -24,7 +24,7 @@ static const struct dpu_ubwc_cfg sm6115_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm6115_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = 0,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 072261675db090c915a6c05a02bcd91cd709f83b..ffcfaef0c0fb8421bd6d94eafb363618254ff430 100644 (file)
@@ -26,7 +26,7 @@ static const struct dpu_ubwc_cfg sm6350_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm6350_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = 0,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 52c7c0f0d364959a7c9a8ef65b1a19ad69c365fd..e1ab63a74a0cd35326a3afe711fa58de79886b15 100644 (file)
@@ -21,7 +21,7 @@ static const struct dpu_ubwc_cfg qcm2290_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg qcm2290_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = 0,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 29ab659e00bf682a774ce2c50ac355c195ed03e3..abb3d93a542b92864c2d136d056375fbe05dc13a 100644 (file)
@@ -25,7 +25,7 @@ static const struct dpu_ubwc_cfg sm6375_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm6375_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = 0,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 6392c310e4ea8b7f7387b09b5e185ca6ae74f0d7..0ba2391eabc5ba0cb8800e5e11e46b9fc8182a6e 100644 (file)
@@ -25,7 +25,7 @@ static const struct dpu_ubwc_cfg sm8350_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm8350_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = 0,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index f975252debd3bdb6267440fc2df7cb0267fea0ef..53dd9a106080fed38454431638ef3cab88b84ec1 100644 (file)
@@ -24,7 +24,7 @@ static const struct dpu_ubwc_cfg sc7280_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sc7280_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x2014,
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
        .clk_ctrls[DPU_CLK_CTRL_DMA0] = { .reg_off = 0x2ac, .bit_off = 8 },
index e45f9f0955c759480d578b3b0feb85b26f631cd4..74be2b148eee02196077213d85825910cae1c7e2 100644 (file)
@@ -26,7 +26,7 @@ static const struct dpu_ubwc_cfg sc8280xp_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sc8280xp_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = BIT(DPU_MDP_PERIPH_0_REMOVED),
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index 63ec133423918b3a00648748be80573356d40e72..04281af6411a5869fad63f343e560a64f715766a 100644 (file)
@@ -26,7 +26,7 @@ static const struct dpu_ubwc_cfg sm8450_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm8450_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0x0, .len = 0x494,
        .features = BIT(DPU_MDP_PERIPH_0_REMOVED),
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
index e6ce10d5bcb25aad0f17c8c04f5b55a092554365..5d7b20ebfcc2c03b136cac8b0d841a3f8d34e0be 100644 (file)
@@ -25,7 +25,7 @@ static const struct dpu_ubwc_cfg sm8550_ubwc_cfg = {
 };
 
 static const struct dpu_mdp_cfg sm8550_mdp = {
-       .name = "top_0", .id = MDP_TOP,
+       .name = "top_0",
        .base = 0, .len = 0x494,
        .features = BIT(DPU_MDP_PERIPH_0_REMOVED),
        .clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x4330, .bit_off = 0 },
index 02a0f48aac94a5492f344bd3c64eb723297ec49c..d85157acfbf8f0fe53537c8529b02508da8dc77a 100644 (file)
@@ -101,11 +101,6 @@ enum dpu_hw_blk_type {
        DPU_HW_BLK_MAX,
 };
 
-enum dpu_mdp {
-       MDP_TOP = 0x1,
-       MDP_MAX,
-};
-
 enum dpu_sspp {
        SSPP_NONE,
        SSPP_VIG0,
index 2bfc471805c1202c2676da5e2c73ed8486201792..cff48763ce25e46f7dc759ee2e6e12afd2578ab0 100644 (file)
@@ -287,7 +287,6 @@ struct dpu_hw_mdp *dpu_hw_mdptop_init(const struct dpu_mdp_cfg *cfg,
        /*
         * Assign ops
         */
-       mdp->idx = cfg->id;
        mdp->caps = cfg;
        _setup_mdp_ops(&mdp->ops, mdp->caps->features);
 
index bf4235d689247a816c9d14e3fd5cfb4f6d9ed5ca..8b1463d2b2f0b0cba20d81ab7591f8d433b37c62 100644 (file)
@@ -137,7 +137,6 @@ struct dpu_hw_mdp {
        struct dpu_hw_blk_reg_map hw;
 
        /* top */
-       enum dpu_mdp idx;
        const struct dpu_mdp_cfg *caps;
 
        /* ops */