drm/amd/display: add plane 3D LUT support

Wire up DC 3D LUT to DM plane color management (pre-blending). On AMD
display HW, 3D LUT comes after a shaper curve and we always have to
program a shaper curve to delinearize or normalize the color space
before applying a 3D LUT (since we have a reduced number of LUT
entries).

In this version, the default values of 3D LUT for size and bit_depth are
17x17x17 and 12-bit, but we already provide here a more generic
mechanisms to program other supported values (9x9x9 size and 10-bit).

v2:
- started with plane 3D LUT instead of CRTC 3D LUT support

v4:
- lut3d_size is the max dimension size instead of # of entries

Reviewed-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Melissa Wen <mwen@igalia.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
index 73b12ca2fe60717aa234affee46f1eb5a0911a08..131174c17cf04fad3c272477f3c60b2c84406c16 100644 (file)
--- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
+++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
@@ -8270,6 +8270,7 @@ static void amdgpu_dm_commit_planes(struct drm_atomic_state *state,
                        bundle->surface_updates[planes_count].gamut_remap_matrix = &dc_plane->gamut_remap_matrix;
                        bundle->surface_updates[planes_count].hdr_mult = dc_plane->hdr_mult;
                        bundle->surface_updates[planes_count].func_shaper = dc_plane->in_shaper_func;
+                       bundle->surface_updates[planes_count].lut3d_func = dc_plane->lut3d_func;
                }
 
                amdgpu_dm_plane_fill_dc_scaling_info(dm->adev, new_plane_state,

diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c
index 8239904f9d902c41f393cb3328bc8cbd9a54f496..f55e0a69dd320f4fd8d1e8ec779576b8ebffaf61 100644 (file)
--- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c
+++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c
@@ -623,6 +623,86 @@ amdgpu_tf_to_dc_tf(enum amdgpu_transfer_function tf)
        }
 }
 
+static void __to_dc_lut3d_color(struct dc_rgb *rgb,
+                               const struct drm_color_lut lut,
+                               int bit_precision)
+{
+       rgb->red = drm_color_lut_extract(lut.red, bit_precision);
+       rgb->green = drm_color_lut_extract(lut.green, bit_precision);
+       rgb->blue  = drm_color_lut_extract(lut.blue, bit_precision);
+}
+
+static void __drm_3dlut_to_dc_3dlut(const struct drm_color_lut *lut,
+                                   uint32_t lut3d_size,
+                                   struct tetrahedral_params *params,
+                                   bool use_tetrahedral_9,
+                                   int bit_depth)
+{
+       struct dc_rgb *lut0;
+       struct dc_rgb *lut1;
+       struct dc_rgb *lut2;
+       struct dc_rgb *lut3;
+       int lut_i, i;
+
+
+       if (use_tetrahedral_9) {
+               lut0 = params->tetrahedral_9.lut0;
+               lut1 = params->tetrahedral_9.lut1;
+               lut2 = params->tetrahedral_9.lut2;
+               lut3 = params->tetrahedral_9.lut3;
+       } else {
+               lut0 = params->tetrahedral_17.lut0;
+               lut1 = params->tetrahedral_17.lut1;
+               lut2 = params->tetrahedral_17.lut2;
+               lut3 = params->tetrahedral_17.lut3;
+       }
+
+       for (lut_i = 0, i = 0; i < lut3d_size - 4; lut_i++, i += 4) {
+               /*
+                * We should consider the 3D LUT RGB values are distributed
+                * along four arrays lut0-3 where the first sizes 1229 and the
+                * other 1228. The bit depth supported for 3dlut channel is
+                * 12-bit, but DC also supports 10-bit.
+                *
+                * TODO: improve color pipeline API to enable the userspace set
+                * bit depth and 3D LUT size/stride, as specified by VA-API.
+                */
+               __to_dc_lut3d_color(&lut0[lut_i], lut[i], bit_depth);
+               __to_dc_lut3d_color(&lut1[lut_i], lut[i + 1], bit_depth);
+               __to_dc_lut3d_color(&lut2[lut_i], lut[i + 2], bit_depth);
+               __to_dc_lut3d_color(&lut3[lut_i], lut[i + 3], bit_depth);
+       }
+       /* lut0 has 1229 points (lut_size/4 + 1) */
+       __to_dc_lut3d_color(&lut0[lut_i], lut[i], bit_depth);
+}
+
+/* amdgpu_dm_atomic_lut3d - set DRM 3D LUT to DC stream
+ * @drm_lut3d: user 3D LUT
+ * @drm_lut3d_size: size of 3D LUT
+ * @lut3d: DC 3D LUT
+ *
+ * Map user 3D LUT data to DC 3D LUT and all necessary bits to program it
+ * on DCN accordingly.
+ */
+static void amdgpu_dm_atomic_lut3d(const struct drm_color_lut *drm_lut3d,
+                                  uint32_t drm_lut3d_size,
+                                  struct dc_3dlut *lut)
+{
+       if (!drm_lut3d_size) {
+               lut->state.bits.initialized = 0;
+       } else {
+               /* Stride and bit depth are not programmable by API yet.
+                * Therefore, only supports 17x17x17 3D LUT (12-bit).
+                */
+               lut->lut_3d.use_tetrahedral_9 = false;
+               lut->lut_3d.use_12bits = true;
+               lut->state.bits.initialized = 1;
+               __drm_3dlut_to_dc_3dlut(drm_lut3d, drm_lut3d_size, &lut->lut_3d,
+                                       lut->lut_3d.use_tetrahedral_9,
+                                       MAX_COLOR_3DLUT_BITDEPTH);
+       }
+}
+
 static int amdgpu_dm_atomic_shaper_lut(const struct drm_color_lut *shaper_lut,
                                       bool has_rom,
                                       enum dc_transfer_func_predefined tf,
@@ -665,8 +745,8 @@ int amdgpu_dm_verify_lut3d_size(struct amdgpu_device *adev,
                                struct drm_plane_state *plane_state)
 {
        struct dm_plane_state *dm_plane_state = to_dm_plane_state(plane_state);
-       const struct drm_color_lut *shaper = NULL;
-       uint32_t exp_size, size;
+       const struct drm_color_lut *shaper = NULL, *lut3d = NULL;
+       uint32_t exp_size, size, dim_size = MAX_COLOR_3DLUT_SIZE;
        bool has_3dlut = adev->dm.dc->caps.color.dpp.hw_3d_lut;
 
        /* shaper LUT is only available if 3D LUT color caps */
@@ -680,6 +760,17 @@ int amdgpu_dm_verify_lut3d_size(struct amdgpu_device *adev,
                return -EINVAL;
        }
 
+       /* The number of 3D LUT entries is the dimension size cubed */
+       exp_size = has_3dlut ? dim_size * dim_size * dim_size : 0;
+       lut3d = __extract_blob_lut(dm_plane_state->lut3d, &size);
+
+       if (lut3d && size != exp_size) {
+               drm_dbg(&adev->ddev,
+                       "Invalid 3D LUT size. Should be %u but got %u.\n",
+                       exp_size, size);
+               return -EINVAL;
+       }
+
        return 0;
 }
 
@@ -976,8 +1067,8 @@ amdgpu_dm_plane_set_color_properties(struct drm_plane_state *plane_state,
 {
        struct dm_plane_state *dm_plane_state = to_dm_plane_state(plane_state);
        enum amdgpu_transfer_function shaper_tf = AMDGPU_TRANSFER_FUNCTION_DEFAULT;
-       const struct drm_color_lut *shaper_lut;
-       uint32_t shaper_size;
+       const struct drm_color_lut *shaper_lut, *lut3d;
+       uint32_t shaper_size, lut3d_size;
        int ret;
 
        dc_plane_state->hdr_mult = dc_fixpt_from_s3132(dm_plane_state->hdr_mult);
@@ -985,7 +1076,10 @@ amdgpu_dm_plane_set_color_properties(struct drm_plane_state *plane_state,
        shaper_lut = __extract_blob_lut(dm_plane_state->shaper_lut, &shaper_size);
        shaper_size = shaper_lut != NULL ? shaper_size : 0;
        shaper_tf = dm_plane_state->shaper_tf;
+       lut3d = __extract_blob_lut(dm_plane_state->lut3d, &lut3d_size);
+       lut3d_size = lut3d != NULL ? lut3d_size : 0;
 
+       amdgpu_dm_atomic_lut3d(lut3d, lut3d_size, dc_plane_state->lut3d_func);
        ret = amdgpu_dm_atomic_shaper_lut(shaper_lut, false,
                                          amdgpu_tf_to_dc_tf(shaper_tf),
                                          shaper_size,