arm64: dts: qcom: sm8350: Describe GCC dependency clocks
authorKonrad Dybcio <konrad.dybcio@somainline.org>
Sun, 14 Nov 2021 01:27:47 +0000 (02:27 +0100)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Wed, 16 Mar 2022 13:23:34 +0000 (14:23 +0100)
[ Upstream commit 9ea9eb36b3c046fc48e737db4de69f7acd12f9be ]

Add all the clock names that the GCC driver expects to get via DT, so that the
clock handles can be filled as the development progresses.

Signed-off-by: Konrad Dybcio <konrad.dybcio@somainline.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211114012755.112226-8-konrad.dybcio@somainline.org
Signed-off-by: Sasha Levin <sashal@kernel.org>
arch/arm64/boot/dts/qcom/sm8350.dtsi

index 296ffb0e9888cac5490a0c305ca17fd2799da939..09d91979375810b09c43a09364d5ae4fe8a3057f 100644 (file)
                        #clock-cells = <1>;
                        #reset-cells = <1>;
                        #power-domain-cells = <1>;
-                       clock-names = "bi_tcxo", "sleep_clk";
-                       clocks = <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>;
+                       clock-names = "bi_tcxo",
+                                     "sleep_clk",
+                                     "pcie_0_pipe_clk",
+                                     "pcie_1_pipe_clk",
+                                     "ufs_card_rx_symbol_0_clk",
+                                     "ufs_card_rx_symbol_1_clk",
+                                     "ufs_card_tx_symbol_0_clk",
+                                     "ufs_phy_rx_symbol_0_clk",
+                                     "ufs_phy_rx_symbol_1_clk",
+                                     "ufs_phy_tx_symbol_0_clk",
+                                     "usb3_phy_wrapper_gcc_usb30_pipe_clk",
+                                     "usb3_uni_phy_sec_gcc_usb30_pipe_clk";
+                       clocks = <&rpmhcc RPMH_CXO_CLK>,
+                                <&sleep_clk>,
+                                <0>,
+                                <0>,
+                                <0>,
+                                <0>,
+                                <0>,
+                                <0>,
+                                <0>,
+                                <0>,
+                                <0>,
+                                <0>;
                };
 
                ipcc: mailbox@408000 {