scsi: ufs: mediatek: Support rtff in PM flow

Add mtcmos control function and config.

Signed-off-by: Alice Chao <alice.chao@mediatek.com>
Reviewed-by: Peter Wang <peter.wang@mediatek.com>
Acked-by: Chun-Hung Wu <Chun-Hung.Wu@mediatek.com>
Signed-off-by: Peter Wang <peter.wang@mediatek.com>
Link: https://lore.kernel.org/r/20240315083448.7185-8-peter.wang@mediatek.com
Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com>

diff --git a/drivers/ufs/host/ufs-mediatek-sip.h b/drivers/ufs/host/ufs-mediatek-sip.h
index caeb70a6ae83d32898bb5b10e4bc5cd9b230e416..7d17aedf6fb89bf7ed6eba05931923349414a49c 100644 (file)
--- a/drivers/ufs/host/ufs-mediatek-sip.h
+++ b/drivers/ufs/host/ufs-mediatek-sip.h
@@ -20,6 +20,7 @@
 #define UFS_MTK_SIP_GET_VCC_NUM           BIT(6)
 #define UFS_MTK_SIP_DEVICE_PWR_CTRL       BIT(7)
 #define UFS_MTK_SIP_MPHY_CTRL             BIT(8)
+#define UFS_MTK_SIP_MTCMOS_CTRL           BIT(9)
 
 /*
  * Multi-VCC by Numbering
@@ -87,4 +88,7 @@ static inline void _ufs_mtk_smc(struct ufs_mtk_smc_arg s)
 #define ufs_mtk_mphy_ctrl(op, res) \
        ufs_mtk_smc(UFS_MTK_SIP_MPHY_CTRL, &(res), op)
 
+#define ufs_mtk_mtcmos_ctrl(op, res) \
+       ufs_mtk_smc(UFS_MTK_SIP_MTCMOS_CTRL, &(res), op)
+
 #endif /* !_UFS_MEDIATEK_SIP_H */

diff --git a/drivers/ufs/host/ufs-mediatek.c b/drivers/ufs/host/ufs-mediatek.c
index 5709489157ac221d6042d9c7a9f05b2dcbc4bac2..0b0c923b1d7b9b1b2560c80e8f5f2ecdf2705b83 100644 (file)
--- a/drivers/ufs/host/ufs-mediatek.c
+++ b/drivers/ufs/host/ufs-mediatek.c
@@ -126,6 +126,13 @@ static bool ufs_mtk_is_tx_skew_fix(struct ufs_hba *hba)
        return (host->caps & UFS_MTK_CAP_TX_SKEW_FIX);
 }
 
+static bool ufs_mtk_is_rtff_mtcmos(struct ufs_hba *hba)
+{
+       struct ufs_mtk_host *host = ufshcd_get_variant(hba);
+
+       return (host->caps & UFS_MTK_CAP_RTFF_MTCMOS);
+}
+
 static bool ufs_mtk_is_allow_vccqx_lpm(struct ufs_hba *hba)
 {
        struct ufs_mtk_host *host = ufshcd_get_variant(hba);
@@ -652,6 +659,9 @@ static void ufs_mtk_init_host_caps(struct ufs_hba *hba)
        if (of_property_read_bool(np, "mediatek,ufs-disable-mcq"))
                host->caps |= UFS_MTK_CAP_DISABLE_MCQ;
 
+       if (of_property_read_bool(np, "mediatek,ufs-rtff-mtcmos"))
+               host->caps |= UFS_MTK_CAP_RTFF_MTCMOS;
+
        dev_info(hba->dev, "caps: 0x%x", host->caps);
 }
 
@@ -1025,6 +1035,15 @@ static int ufs_mtk_init(struct ufs_hba *hba)
         * Enable phy clocks specifically here.
         */
        ufs_mtk_mphy_power_on(hba, true);
+
+       if (ufs_mtk_is_rtff_mtcmos(hba)) {
+               /* First Restore here, to avoid backup unexpected value */
+               ufs_mtk_mtcmos_ctrl(false, res);
+
+               /* Power on to init */
+               ufs_mtk_mtcmos_ctrl(true, res);
+       }
+
        ufs_mtk_setup_clocks(hba, true, POST_CHANGE);
 
        host->ip_ver = ufshcd_readl(hba, REG_UFS_MTK_IP_VER);
@@ -1855,6 +1874,7 @@ static void ufs_mtk_remove(struct platform_device *pdev)
 static int ufs_mtk_system_suspend(struct device *dev)
 {
        struct ufs_hba *hba = dev_get_drvdata(dev);
+       struct arm_smccc_res res;
        int ret;
 
        ret = ufshcd_system_suspend(dev);
@@ -1863,15 +1883,22 @@ static int ufs_mtk_system_suspend(struct device *dev)
 
        ufs_mtk_dev_vreg_set_lpm(hba, true);
 
+       if (ufs_mtk_is_rtff_mtcmos(hba))
+               ufs_mtk_mtcmos_ctrl(false, res);
+
        return 0;
 }
 
 static int ufs_mtk_system_resume(struct device *dev)
 {
        struct ufs_hba *hba = dev_get_drvdata(dev);
+       struct arm_smccc_res res;
 
        ufs_mtk_dev_vreg_set_lpm(hba, false);
 
+       if (ufs_mtk_is_rtff_mtcmos(hba))
+               ufs_mtk_mtcmos_ctrl(true, res);
+
        return ufshcd_system_resume(dev);
 }
 #endif
@@ -1880,6 +1907,7 @@ static int ufs_mtk_system_resume(struct device *dev)
 static int ufs_mtk_runtime_suspend(struct device *dev)
 {
        struct ufs_hba *hba = dev_get_drvdata(dev);
+       struct arm_smccc_res res;
        int ret = 0;
 
        ret = ufshcd_runtime_suspend(dev);
@@ -1888,12 +1916,19 @@ static int ufs_mtk_runtime_suspend(struct device *dev)
 
        ufs_mtk_dev_vreg_set_lpm(hba, true);
 
+       if (ufs_mtk_is_rtff_mtcmos(hba))
+               ufs_mtk_mtcmos_ctrl(false, res);
+
        return 0;
 }
 
 static int ufs_mtk_runtime_resume(struct device *dev)
 {
        struct ufs_hba *hba = dev_get_drvdata(dev);
+       struct arm_smccc_res res;
+
+       if (ufs_mtk_is_rtff_mtcmos(hba))
+               ufs_mtk_mtcmos_ctrl(true, res);
 
        ufs_mtk_dev_vreg_set_lpm(hba, false);
 

diff --git a/drivers/ufs/host/ufs-mediatek.h b/drivers/ufs/host/ufs-mediatek.h
index 5b6676056b920d43c178cdd58f00fdd7faeeb7b1..3ff17e95afab31569ec21408b19087e01d86c4d8 100644 (file)
--- a/drivers/ufs/host/ufs-mediatek.h
+++ b/drivers/ufs/host/ufs-mediatek.h
@@ -131,6 +131,8 @@ enum ufs_mtk_host_caps {
        UFS_MTK_CAP_PMC_VIA_FASTAUTO           = 1 << 6,
        UFS_MTK_CAP_TX_SKEW_FIX                = 1 << 7,
        UFS_MTK_CAP_DISABLE_MCQ                = 1 << 8,
+       /* Control MTCMOS with RTFF */
+       UFS_MTK_CAP_RTFF_MTCMOS                = 1 << 9,
 };
 
 struct ufs_mtk_crypt_cfg {