media: ccs-pll: Don't use div_u64 to divide a 32-bit number

pll->pll_op_clk_freq is a 32-bit number. It does not need div_u64 to
divide it.

Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>

diff --git a/drivers/media/i2c/ccs-pll.c b/drivers/media/i2c/ccs-pll.c
index 0d57bac1599a33cb48cce82cd31de050f38ed50c..1cfe6cf7e51c8d5a283bc7804b7fca7d8d517b98 100644 (file)
--- a/drivers/media/i2c/ccs-pll.c
+++ b/drivers/media/i2c/ccs-pll.c
@@ -445,7 +445,7 @@ int ccs_pll_calculate(struct device *dev, const struct ccs_pll_limits *limits,
                min_pre_pll_clk_div, max_pre_pll_clk_div);
 
        i = gcd(pll->pll_op_clk_freq_hz, pll->ext_clk_freq_hz);
-       mul = div_u64(pll->pll_op_clk_freq_hz, i);
+       mul = pll->pll_op_clk_freq_hz / i;
        div = pll->ext_clk_freq_hz / i;
        dev_dbg(dev, "mul %u / div %u\n", mul, div);