watchdog: s3c2410: Support separate source clock

Right now all devices supported in the driver have the single clock: it
acts simultaneously as a bus clock (providing register interface
clocking) and source clock (driving watchdog counter). Some newer Exynos
chips, like Exynos850, have two separate clocks for that. In that case
two clocks will be passed to the driver from the resource provider, e.g.
Device Tree. Provide necessary infrastructure to support that case:
  - use source clock's rate for all timer related calculations
  - use bus clock to gate/ungate the register interface

All devices that use the single clock are kept intact: if only one clock
is passed from Device Tree, it will be used for both purposes as before.

Signed-off-by: Sam Protsenko <semen.protsenko@linaro.org>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
Reviewed-by: Guenter Roeck <linux@roeck-us.net>
Link: https://lore.kernel.org/r/20211107202943.8859-11-semen.protsenko@linaro.org
Signed-off-by: Guenter Roeck <linux@roeck-us.net>
Signed-off-by: Wim Van Sebroeck <wim@linux-watchdog.org>

diff --git a/drivers/watchdog/s3c2410_wdt.c b/drivers/watchdog/s3c2410_wdt.c
index df67d57ea7e445ff491f97d8cfa0448bf296dcc3..924e0c17de76123543ae2c8b17b78a97a29f3d9f 100644 (file)
--- a/drivers/watchdog/s3c2410_wdt.c
+++ b/drivers/watchdog/s3c2410_wdt.c
@@ -153,7 +153,8 @@ struct s3c2410_wdt_variant {
 
 struct s3c2410_wdt {
        struct device           *dev;
-       struct clk              *clock;
+       struct clk              *bus_clk; /* for register interface (PCLK) */
+       struct clk              *src_clk; /* for WDT counter */
        void __iomem            *reg_base;
        unsigned int            count;
        spinlock_t              lock;
@@ -231,9 +232,14 @@ MODULE_DEVICE_TABLE(platform, s3c2410_wdt_ids);
 
 /* functions */
 
-static inline unsigned int s3c2410wdt_max_timeout(struct clk *clock)
+static inline unsigned long s3c2410wdt_get_freq(struct s3c2410_wdt *wdt)
 {
-       unsigned long freq = clk_get_rate(clock);
+       return clk_get_rate(wdt->src_clk ? wdt->src_clk : wdt->bus_clk);
+}
+
+static inline unsigned int s3c2410wdt_max_timeout(struct s3c2410_wdt *wdt)
+{
+       const unsigned long freq = s3c2410wdt_get_freq(wdt);
 
        return S3C2410_WTCNT_MAXCNT / (freq / (S3C2410_WTCON_PRESCALE_MAX + 1)
                                       / S3C2410_WTCON_MAXDIV);
@@ -383,7 +389,7 @@ static int s3c2410wdt_set_heartbeat(struct watchdog_device *wdd,
                                    unsigned int timeout)
 {
        struct s3c2410_wdt *wdt = watchdog_get_drvdata(wdd);
-       unsigned long freq = clk_get_rate(wdt->clock);
+       unsigned long freq = s3c2410wdt_get_freq(wdt);
        unsigned int count;
        unsigned int divisor = 1;
        unsigned long wtcon;
@@ -632,26 +638,42 @@ static int s3c2410wdt_probe(struct platform_device *pdev)
                goto err;
        }
 
-       wdt->clock = devm_clk_get(dev, "watchdog");
-       if (IS_ERR(wdt->clock)) {
-               dev_err(dev, "failed to find watchdog clock source\n");
-               ret = PTR_ERR(wdt->clock);
+       wdt->bus_clk = devm_clk_get(dev, "watchdog");
+       if (IS_ERR(wdt->bus_clk)) {
+               dev_err(dev, "failed to find bus clock\n");
+               ret = PTR_ERR(wdt->bus_clk);
                goto err;
        }
 
-       ret = clk_prepare_enable(wdt->clock);
+       ret = clk_prepare_enable(wdt->bus_clk);
        if (ret < 0) {
-               dev_err(dev, "failed to enable clock\n");
+               dev_err(dev, "failed to enable bus clock\n");
                return ret;
        }
 
+       /*
+        * "watchdog_src" clock is optional; if it's not present -- just skip it
+        * and use "watchdog" clock as both bus and source clock.
+        */
+       wdt->src_clk = devm_clk_get(dev, "watchdog_src");
+       if (!IS_ERR(wdt->src_clk)) {
+               ret = clk_prepare_enable(wdt->src_clk);
+               if (ret < 0) {
+                       dev_err(dev, "failed to enable source clock\n");
+                       ret = PTR_ERR(wdt->src_clk);
+                       goto err_bus_clk;
+               }
+       } else {
+               wdt->src_clk = NULL;
+       }
+
        wdt->wdt_device.min_timeout = 1;
-       wdt->wdt_device.max_timeout = s3c2410wdt_max_timeout(wdt->clock);
+       wdt->wdt_device.max_timeout = s3c2410wdt_max_timeout(wdt);
 
        ret = s3c2410wdt_cpufreq_register(wdt);
        if (ret < 0) {
                dev_err(dev, "failed to register cpufreq\n");
-               goto err_clk;
+               goto err_src_clk;
        }
 
        watchdog_set_drvdata(&wdt->wdt_device, wdt);
@@ -729,8 +751,11 @@ static int s3c2410wdt_probe(struct platform_device *pdev)
  err_cpufreq:
        s3c2410wdt_cpufreq_deregister(wdt);
 
- err_clk:
-       clk_disable_unprepare(wdt->clock);
+ err_src_clk:
+       clk_disable_unprepare(wdt->src_clk);
+
+ err_bus_clk:
+       clk_disable_unprepare(wdt->bus_clk);
 
  err:
        return ret;
@@ -749,7 +774,8 @@ static int s3c2410wdt_remove(struct platform_device *dev)
 
        s3c2410wdt_cpufreq_deregister(wdt);
 
-       clk_disable_unprepare(wdt->clock);
+       clk_disable_unprepare(wdt->src_clk);
+       clk_disable_unprepare(wdt->bus_clk);
 
        return 0;
 }