projects
/
linux.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
d2415e2
)
EDAC/i10nm: Add Intel Emerald Rapids server support
author
Qiuxu Zhuo
<qiuxu.zhuo@intel.com>
Fri, 13 Jan 2023 03:28:00 +0000
(11:28 +0800)
committer
Tony Luck
<tony.luck@intel.com>
Wed, 25 Jan 2023 16:17:08 +0000
(08:17 -0800)
The Emerald Rapids CPU model uses similar memory controller registers
as Sapphire Rapids server. Add Emerald Rapids CPU model number ID for
EDAC support.
Tested-by: Li Zhang <li4.zhang@intel.com>
Signed-off-by: Qiuxu Zhuo <qiuxu.zhuo@intel.com>
Signed-off-by: Tony Luck <tony.luck@intel.com>
Link:
https://lore.kernel.org/all/20230113032802.41752-1-qiuxu.zhuo@intel.com
drivers/edac/i10nm_base.c
patch
|
blob
|
history
diff --git
a/drivers/edac/i10nm_base.c
b/drivers/edac/i10nm_base.c
index 65aeea53e2df47bf8d21e64cd561309cef70364f..e11726f7fe365baecb12d1bd698155e4f882bc2f 100644
(file)
--- a/
drivers/edac/i10nm_base.c
+++ b/
drivers/edac/i10nm_base.c
@@
-637,6
+637,7
@@
static const struct x86_cpu_id i10nm_cpuids[] = {
X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(ICELAKE_X, X86_STEPPINGS(0x4, 0xf), &i10nm_cfg1),
X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(ICELAKE_D, X86_STEPPINGS(0x0, 0xf), &i10nm_cfg1),
X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(SAPPHIRERAPIDS_X, X86_STEPPINGS(0x0, 0xf), &spr_cfg),
+ X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(EMERALDRAPIDS_X, X86_STEPPINGS(0x0, 0xf), &spr_cfg),
{}
};
MODULE_DEVICE_TABLE(x86cpu, i10nm_cpuids);