projects
/
qemu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
75115d8
)
target/riscv/cpu.c: fix Zvkb extension config
author
Yangyu Chen
<cyy@cyyself.name>
Sat, 11 May 2024 11:26:48 +0000
(19:26 +0800)
committer
Alistair Francis
<alistair.francis@wdc.com>
Mon, 3 Jun 2024 01:12:12 +0000
(11:12 +1000)
This code has a typo that writes zvkb to zvkg, causing users can't
enable zvkb through the config. This patch gets this fixed.
Signed-off-by: Yangyu Chen <cyy@cyyself.name>
Fixes: ea61ef7097d0 ("target/riscv: Move vector crypto extensions to riscv_cpu_extensions")
Reviewed-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Max Chou <max.chou@sifive.com>
Reviewed-by: Weiwei Li <liwei1518@gmail.com>
Message-ID: <tencent_7E34EEF0F90B9A68BF38BEE09EC6D4877C0A@qq.com>
Cc: qemu-stable <qemu-stable@nongnu.org>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
target/riscv/cpu.c
patch
|
blob
|
history
diff --git
a/target/riscv/cpu.c
b/target/riscv/cpu.c
index a74f0eb29c5cf8d29f961f24a7acdc45923a70c4..0d6fb9b4ba2f79542b816c3ea6331014c1ae05d6 100644
(file)
--- a/
target/riscv/cpu.c
+++ b/
target/riscv/cpu.c
@@
-1539,7
+1539,7
@@
const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = {
/* Vector cryptography extensions */
MULTI_EXT_CFG_BOOL("zvbb", ext_zvbb, false),
MULTI_EXT_CFG_BOOL("zvbc", ext_zvbc, false),
- MULTI_EXT_CFG_BOOL("zvkb", ext_zvk
g
, false),
+ MULTI_EXT_CFG_BOOL("zvkb", ext_zvk
b
, false),
MULTI_EXT_CFG_BOOL("zvkg", ext_zvkg, false),
MULTI_EXT_CFG_BOOL("zvkned", ext_zvkned, false),
MULTI_EXT_CFG_BOOL("zvknha", ext_zvknha, false),